# **Codesign for Energy Efficient Computing** A few thoughts about post Exascale Supercomputing


### John Shalf

Department Head for Computer Science Lawrence Berkeley National Laboratory

### ISC EEHPC Workshop 2025 Hamburg, Germany



The fundamental problem with Wires (and data movement): Moore's Law undermined by data movement (when smaller is not better)




# **Explosion of Computing Demand:** Driving Need for Hyper-exponential Improvement in Performance, Energy Efficiency and Integration

#### 100 3.4-month By fundamentals AlphaGo Zero becomes its own doubling 10 teacher of the game Go Language Speech Vision O Games Other AlexNet, image classification with 0.1 deep convolutional neural networks -000 0.01 00 0.001 - 9 --0----0 0 0.0001 Two-year doubling 0-10 0.00001 (Moore's Law) ← First era → → Modern era 0.000001 Perceptron, a simple artificial neural network 0.0000001 80 90 2000 20 70 10 1960 \*1 petaflop=1015 calculations Source: OpenAl

**Demand for Computing** 

### Supply for Computing





### **NVIDIAnomics**



## Nvidia Economics: Make \$5-\$7 for Every \$1 Spent on GPUs

By Agam Shah

- NVIDIA A100 has a 250W TDP
- NVIDIA H100 SXM consumes 700W TDP
- Next Generation B100 is projected to consume 1400-2000W TDP! (>100% increase)
- Street price \$20k-\$30k
  - That's an 800% profit
  - Prices lower @ volume
- And still supply cannot keep up with demand



### **Google Sustainability Page in Late 2023**

Google Sustainability Empowering individuals Working together Operating sustainably Reports

Q

Overview Net-zero carbon Water stewardship Circular economy Nature & biodiversity Stories

# Net-zero carbon



# What a difference a year makes!



carbon neutrality pledge

**Google's AI ambitions threaten** 

Data center expansion leads to 48% Increase in emissions since 2019

Omer Kabir 09:53, 04.07.24

00:00




9 TA	s: <u>Climate</u>	<u>Change</u>	<u>Data Center</u>	<u>Google</u>	<u>Emissions</u>	
$\frown$						
	4 min listen					


1.0**x** 

-03:48






### Al Energy Consumption On Pace to Surpass Supply




This is HPCs future if we continue business as usual! ... and scale alone is just power and capital cost...




## **Example:** Kilometer Scale Climate Modeling

Warning: Power alone is not a scientific imperative



Earth System Models



### Landmark 3.5KM Simulation on Frontier (exascale) achieved 1.5 simulated years per day performance.

At that rate, for an ensemble calculation it would take ~20 years of dedicated computing to answer important policy questions necessary to achieve 2055 goals.

(and that is just for one policy scenario!!!)

Even if we wait for HPC performance improvements, projected 1km modeling goal will be achievable in 2055 at the current rate of progress

This is NOT an acceptable future when there are important scientific imperatives that have **global societal consequences...** 

Global Climate Computer Summit https://climatecomputer.ncsa.illinois.edu/

### Algorithm-Driven Codesign of Specialized Architectures for Energy-Efficient HPC



NASEM study on post-Exascale computing "We must expand (and create where necessary) integrated teams that identify the key algorithmic and data access motifs in its applications and begin collaborative ab-initio hardware development of supporting accelerators,... a first principles approach that considers alternative mathematical models to account for the limitations of weak scaling."

This is a call for co-design at a much deeper level than we are currently realizing




### **Specialization:**

### Natures way of Extracting More Performance in Resource Limited Environment

### **Powerful General Purpose**







### Xeon, Power

KNL AMD, Cavium/Marvell, GPU

### Many Different Specialized (Post-Moore Scarcity)




Apple, Google, Amazon, Microsoft Azure


1

3




# Leiserson/Thompson: Economics of Post-Moore Electronics








### **Architecture Specialization for Science**

(hardware is design around the algorithms) can't design effective hardware without math









### **Materials**

Density Functional Theory (DFT) Use O(n) algorithm Dominated by FFTs

### **Smart Sensors**

CryoEM detector 750 GB / sec Custom compute near detector

### Genomics String matching Hashing 2-8bit (ACTG)

### PDEs on Block Struct. Grids

3D integration Petascale *chip* 1024-layers <u>Analogous Co</u>mputing



- 15 -

### **Technology Insertion into Mainstream Platforms**

AMD, Intel, Arm offer integration path for 3rd party accelerator "chiplets"

# Party Chiplets

News By Francisco Pires last updated June 20, 2022

Supercharging learnings - and earnings - from the console space.

#### 🚹 🛯 🚳 😰 🕞 🖸 🗭 Comments (2)

..... BERKELEY LAB

When you purchase through links on our site, we may earn an affiliate commission. Here's how it works.

### Modular AMD Chips to Embrace Custom 3rd To 'Meteor Lake' and Beyond: How Intel Plans a New Era of 'Chiplet'-**Based CPUs**

At the Hot Chips 2022 conference, Intel teased its upcoming 'Meteor Lake' and 'Arrow Lake' processor families, which will use multiple tiny tiles fused together in an attempt to break free of the limits of monolithic chip design. Here's why little tiles are a big deal.






ARM Opens Door to Make Custom Chips for HPC, Al By Doug Eadline


#### October 19, 2023

It is safe to say that ARM isn't a scrappy startup that was once the pride of the UK. The US-based IPO made the chip designer a big-game chip player, and the new capital is kickstarting some major initiatives to find more customers for its products. A new effort called Total Design aims at making it easier for companies looking to design chips in-house, an idea gaining ground with the AI boom and chip shortages.






http://chiplets.lbl.gov/



### **More Efficient Chiplet Development and Integration Path**

Platform for <u>open</u> development with path into commercial platform



# **Analogous Computing**

Build systems that are analogous to the problem they are solving

### **Analog Computing**

**Definition**: Analog computing refers to a type of computation that uses **continuously variable physical quantities to represent and solve problems**. Instead of using discrete binary values (0s and 1s) like in digital computing, analog computers work with continuous data.

### **Analogous Computing**


**Definition**: Analogous computing looks at how one system can mimic the behavior of another in terms of how problems are addressed. This can be algorithmic, physical, and even structural/topological analogies! For example, neuromorphic computing that mimics biological process is a form of analogous computing.



Fundamental efficiency benefits can be realized by embracing the structure of the physics being solved For example using quantum computing to create "artificial atoms" to solve for ground state of atom.

### DOE's Rich History of Analogous Computing for Science Monte Carlo Method at LANL using FERMIAC






FERMIAC analogous machine for Neutronics Calculations



Not saying we go back to Monte Carlo robots with pencils, but it is an interesting way to think about building energy efficient computing

### Analogous Computing: Simulating Colliding Galaxies with Light Bulbs

**Note:** Not suggesting that we go back to light-bulb computing. But it is pretty cool for 1939!






Again, the message here is not to use light-bulbs for computing... It is about the way of thinking about computation 20

### **ERSC** Phil Colella's 7 Dwarfs of Scientific Computing High-end simulation in the physical sciences = 7 numerical methods:

Exploit the mathematical structure of the problem design principle for "analogous" computing

- 1. Structured Grids
- 2. Unstructured Grids
- 3. Fast Fourier Transform
- 4. Dense Linear Algebra
- 5. Sparse Linear Algebra
- 6. Particles
- 7. Monte Carlo






Slide from "Defining Software Requirements for Scientific Computing", Phillip Colella, 2004 Also in "The Landscape of Parallel Computing Architecture: A view from Berkeley" 2008 http://www2.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006-183.pdf

### **PDE Solvers on Block Structured Grid**


"Solid State Digital Fluid" digital analogous computing concept





### Concept: Solid State Virtual Fluid for CFD, PIC and QMC

Lawrence Berkeley National Laboratory, John Shalf Stanford University, Subashish Mitra



DARPA-BAA-16-38 ACCESS Attachment 1 – Proposal Concept

### LBNL Beyond Moore Microelectronics CoDesign Framework

Recasting as capabilities that span the entire LBNL Complex

Length Scales	Systems Processor/System: ~10k-100k Circuits	Circuits Circuit/Std. Cell: 10-100 Devices	Device Physics 1 Device: ~1M Atoms	Junction Physics 1 Junction: ~100k Atoms	Materials Physics Bulk Material: ~100 Atoms
Measure/Metrology	NERSC	LBNL ASIC Design Grp.	CXR(0)	ADVANCED LIGHT SOURCE	Advanced light source
Synthesize/Prototype	OPEN Compute Project ®	12 ADC channels Settles of Control of Contro	Met5+/CHiiP		Chan Group
Modeling and Simulation Capabilties (e.g. Theory)	Systems	Circuits	ARTE M S Device Simulat	ion DFT	MatProj
<b>BERKELEY L</b>	AB				U.S. DEPARTMENT OF ENERGY

### **Final Thoughts**

- Analogous computing is a broader term for exploiting the structure of the problem – algorithmically, but also topologically, and even using materials that mimic the physics of the problem being solved.
- Analogous Computing unifies why we would use analog, quantum and brain-inspired computers to solve specific scientific problem domains
  - These are specializations... its not a general purpose
  - But that is OK!
- Specialization is inevitable: The broader industry is adopting it, but HPC is resisting. Attack of the killer micros lesson is "follow the industry trends"
- One last cautionary tale about the <u>danger</u> of focusing too much on lowering power consumption (from the photonics community)



Anatomy of a "Value" Metric

# Good Stuff

# **Bad Stuff**




Anatomy of a "Value" Metric


# Performance

# **Measured Watt**



### Anatomy of a "Value" Metric






### extra



### **Why?** Domain specific Architectures driven by hyperscalers

in response to slowing of Moore's Law (switch to systems focus for future scaling)



Better Performance/ Cost Investment Market growth **Transistor Focus** Technology, divice & circuit innovations, system integration Increased functionality, Investment and/or lower cost Market growth System Focus

Transistor Scaling



### **Technology Insertion into Mainstream Platforms**

AMD, Intel, Arm offer integration path for 3rd party accelerator "chiplets"

# Party Chiplets

News By Francisco Pires last updated June 20, 2022

Supercharging learnings - and earnings - from the console space.

#### 🚹 🛯 🚳 😰 🕞 🖸 🗭 Comments (2)

..... BERKELEY LAB

When you purchase through links on our site, we may earn an affiliate commission. Here's how it works.

### Modular AMD Chips to Embrace Custom 3rd To 'Meteor Lake' and Beyond: How Intel Plans a New Era of 'Chiplet'-**Based CPUs**

At the Hot Chips 2022 conference, Intel teased its upcoming 'Meteor Lake' and 'Arrow Lake' processor families, which will use multiple tiny tiles fused together in an attempt to break free of the limits of monolithic chip design. Here's why little tiles are a big deal.






ARM Opens Door to Make Custom Chips for HPC, Al By Doug Eadline


#### October 19, 2023

It is safe to say that ARM isn't a scrappy startup that was once the pride of the UK. The US-based IPO made the chip designer a big-game chip player, and the new capital is kickstarting some major initiatives to find more customers for its products. A new effort called Total Design aims at making it easier for companies looking to design chips in-house, an idea gaining ground with the AI boom and chip shortages.







http://chiplets.lbl.gov/



### **More Efficient Chiplet Development and Integration Path**





Prototype on Modular Architecture for function and performance integration



Commercial product integration

2024 JEDEC and OCP Standards for Chiplet Design with 3DIC Packaging Workshop



# http://chiplets.lbl.gov LBNL

Chiplets at LBL





Hosted by Lawrence Berkeley National Laboratory (LBNL)

**Co-organized by the Open Compute Project (OCP)** 

Date: June 24, 2024

Time: 12:00pm to 5:00pm

Location: Berkeley National Lab, Wang Hall Bldg. 59, Room 59-3101

2024 JEDEC and OCP Standards for Chiplet Design with 3DIC Packaging Workshop

